Abstract-Harmonic distortion correction (HDC) is an effective digital calibration technique to estimate and correct errors and distortions in an analog circuit. However, the convergence time is still a concern. In this paper, we propose the injection of a periodic 3-bit gray code sequence for HDC to digitally calibrate an 8-bit delay line ADC. In our simulation results, digital calibration with the gray code injection improves SNDR and SFDR to 42.5 dB and 45.4 dB, respectively, compared with the original SNDR of 25.6 dB and the original SFDR of 25.7 dB, with a 13.5 milliseconds calibration time, which is 64X faster than with injection of pseudorandom numbers (860 milliseconds). Also the SNDR converges to 41.6 dB after averaging 2 24 samples, while the SNDR with injection of pseudorandom numbers converges to 41.5 dB after 2 37 samples.
I. INTRODUCTION
With continued advances in integrated circuit fabrication technology, operation speed, area, and power have been significantly improved. Meanwhile, many accompanying complex effects which impede analog circuit scaling need to be addressed [1] - [3] . For example, the finite intrinsic gain of transistors in current commercial sub-65nm processes is less than 20, so that many sophisticated techniques, like gain boosting and multiple stages, are needed to design an amplifier with gains of thousands. These techniques greatly increase the complexity of designs, and stability requires careful consideration. In addition, voltage scaling causes noisier signals, and the relative high threshold voltage squeezes the available signal headroom in a sophisticated analog design. The increased density and speed of the transistors can, however, be exploited by using digital calibration to improve the precision of analog circuits. Digitally supported analog is now becoming a mainstream design practise, and can be viewed as a powerful "design-for-test" methodology for analog circuits, for use both after manufacturing and in the field [3] .
Delay-line analog-to-digital converters (ADCs), which include the voltage-to-time-to-digital conversion and the voltage-to-delay-todigital conversion, have recently become attractive, especially for deep submicron technologies [1] , [2] , [4] . Instead of digitizing the input voltage, the voltage-to-time-to-digital approach converts the input voltage to a time window using delay cells and then generates a quantization result according to the width of the time window. The voltage-to-delay-to-digital approach uses the input voltage to control the delay of delay cells and then the quantization result is the number of delay cells that the signal passes through in a fixed time window. The delay-line ADC used in this paper is the voltage-to-delay-todigital conversion, shown in Figure 1 . In general, delay-line ADCs benefit from the advances in fabrication technology. A GHz sampling rate can easily be achieved [2] , [4] . However, the delay of these cells is determined by the current which charges/discharges the capacitance in delay cells, and the current is not linearly proportional to input voltage, Therefore, the linearity of delay cells is still a major issue, so that the resolution is hardly more than 4 bits with a hundred MHz sampling rate [3] . Digital calibration techniques have been widely used to estimate and cancel error/distortion in ADCs [3] , [5] - [8] . In [5] , the least mean square method was used to digitally measure the error of pipelined ADCs. In [6] , a digital calibration technique was proposed to estimate the gain error of amplifiers in a pipelined ADC. Panigada and Galton presented a digital background calibration technique, called harmonic distortion correction (HDC), to measure distortion introduced by residue amplifiers in pipelined ADCs and cancel it [7] , [8] . Finally, the technique of harmonic distortion correction was extended to digital calibration for an 8-bit delay-line ADC in [3] . However, the convergence time is still a concern. A longer calibration time implies larger power consumption and a longer start-up time.
In this paper, we propose to inject a periodic gray code sequence in HDC instead of pseudorandom numbers to digitally measure and cancel error/distortion of a delay line ADC. In the experiment, we use the same 8-bit delay line ADC in [3] and simulate the delay line ADC in the commercial 65-nm CMOS process used in [3] . The delay cell is the dual-input delay cell (DIDC), and the delay line is a weight-adjusted DIDC chain, where a constant delay can be derived starting from the second delay cell to improve the linearity of the delay-line ADC. However, without calibration, the SNDR is 25.6 dB (3.96 bits), which is still less than 4 bits at 1.1-V supply and 156.25 MS/s (sampling period = 6.4 ns). The simulation results show that the third harmonic distortion limits the overall performance of the delay-line ADC. In order to remove the third harmonic distortion, a periodic 3-bit gray code is used. The properties of a periodic 3-bit gray code sequence, the sums of each bit and the products among the bits of the 3-bit gray code equal zero every 8 cycles, can drastically reduce the convergence time of calibration. Also, a code of the 3-bit gray code repeats once per 8 cycles. Input signal with a content of frequency, f s/8, is correlated with the gray code, where fs denotes the sampling frequency. In order to extend the feasible frequency range, an 8-bit pseudorandom number is used to select a sequence of the permutations of the 3-bit gray code per 8 cycles, which does not violate the properties of the sums of each bit and the products among the bits of the 3-bit gray code equal zero every 8 cycles and can greatly extend the feasible frequency range to (fs/2 11 , fs). The simulation results show that SNDR, after enabling the harmonic distortion correction with the injection of the periodic 3-bit gray code sequence, is improved from 25.6 dB to 42.5 dB by averaging 2 21 points which corresponds to a 13.5 milliseconds calibration time, which is 64X faster than that of the injection of pseudorandom numbers (860 milliseconds) [3] . Also, SNDR converges to 41.6 dB after averaging 2 24 samples, while SNDR of the injection of pseudorandom numbers converges to 41.5 dB after taking 2 37 sample points. The remainder of this paper is organized as follows. Details of our digital calibration technique using gray code are discussed in Section II. Section III gives the simulation results. Finally, concluding remarks are given in Section IV. 
II. HARMONIC DISTORTION CORRECTION USING GRAY CODE
In this section, the details of the harmonic distortion correction with the injection of a periodic gray code sequence are discussed. Figure 2 shows the diagram of the digital calibration technique, which is similar with [3] . The only difference is the selection of the injected calibration sequence. This paper uses a 3-bit periodic gray code sequence, while 3 pseudorandom numbers are injected in [3] . In this section, we will show that the correction scheme in [3] can also be used when applying the periodic gray sequence based on the distortion function, f , used in [3] . f is shown as follows. Figure 2 can be derived as follows.
, and the expansion of
where D denotes {1, 2, 3|i = j}. From Table I , we know
where p ∈ {0, 1, 2, ...}. Table II shows the products among the bits of the 3-bit gray code and indicates that
where p ∈ {0, 1, 2, ...}. From Equations 2, 3, and 4, we can derive 
After being multiplied by
Therefore, estimates of α1 and α3, α 1 and α 3 , can be derived as follows.
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where the linear and third-order distortions are also removed, and the introduced fifth and higher order distortion terms are comparatively small and can be neglected. Note that to ensure that input signal, v, is uncorrelated to the gray code sequence, the technique is only applied to applications where the input signal does not include a content of frequency, fs/8, where fs is the sampling frequency, since the injected gray code repeats every 8 cycles. In order to increase the feasible frequency range, an 8-bit pseudorandom sequence is used. The injecting ordering in every 8 cycles would not influence the α1 and α3 convergence time, since changing the ordering of the gray code every 8 cycles would not violate Equations 2, 3, and 4, which can greatly reduce the convergence time. Therefore, using an 8-bit pseudorandom number to choose an ordering of the permutations of the 3-bit gray code per 8 cycles can significantly extend the feasible frequency range to (fs/2 11 , fs/2). In addition, the selection of the value of |gi|, A, significantly influences the convergence time of α1 and α3 and the correction result. Thus, in the simulation, A is set to VFS/50, where VFS = max(vin) − min(vin) which improves SNDR by 16.9 dB with only 2 21 samples which corresponds to a 13.5 milliseconds calibration time.
III. SIMULATION RESULTS
In this section, we use the same 8-bit delay line ADC in [3] and also simulate the delay line ADC in the commercial 65nm process used in [3] . Figure 3 illustrates the block diagram of the delay line i=1 gi, which are used to control the delay of the delay cells. Finally, the delay line ADC quantizes the input to the digital quantization result, which is the number of delay cells the signal passes through. Note that the S/H circuit is a switched-capacitor circuit with a bootstrapped switch [9] which can remain the on-resistance of the switch at a small value, so that the switch linearity is improved. The delay cell is the core of the delay line ADC, which determines the speed and the resolution of the delay line ADC. The delay cell used in this paper is the dual-input delay cell (DIDC), and the delay line is a weight-adjusted DIDC chain [10] . Figure 4 shows the diagram of DIDC and a weight-adjusted DIDC chain, where a constant-delay characteristic can be derived starting from the second delay cell, which can improve the linearity of the delay line [3] , [10] . Table III shows the configuration and the simulation result without the digital calibration technique. The simulation setting is also the same as [3] . The sampling rate is 156.25 MHz, and the differential peak-to-peak input range is 0.8 volt. The high frequency simulation is done by applying a 75 MHz sinusoid wave. Before enabling the calibration technique, SNDR and SFDR are 25.6 dB and 25.7 dB, respectively, and the spectrum is shown in Figure 5 (a). The overall performance is limited by the third harmonic distortion. Figure 5(b) shows the spectrum of the delay line ADC after enabling the harmonic distortion correction with the injection of the periodic 3-bit gray code, shown in Table I . SNDR and SFDR are drastically improved to 42.5 dB and 45.4 dB, respectively. As mentioned in [3] , the fifth harmonic distortion does not limit the overall performance, since SNDR without considering the fifth harmonic distortion is 42.5 dB. Therefore, removing the fifth harmonic distortion would not further improve the overall SNDR. with the injection of the gray code. The extracted α1 and α3, generated by averaging 2 21 points which corresponds to a 13.5 milliseconds calibration time, can achieve an SNDR of 42.5 dB, and an SFDR of 45.4 dB. The calibration time is 64X faster than that of the injection of pseudorandom numbers (860 milliseconds), which also achieves an SNDR of 42.5 dB [3] . Figure 6(b) illustrates the comparison of the convergence time between the injection of the gray code and the injection of pseudorandom numbers [3] . After averaging 2 24 samples (110 milliseconds calibration time), the SNDR with the gray code injection converges to 41.6 dB, while the SNDR with pseudorandom number injection converges to 41.5 dB, after averaging 2 37 samples (879 seconds calibration time). Figure 7 shows the comparison of the convergence time of α1 and α3 between the injection of the gray code and the injection of pseudorandom numbers, where α denote the final convergence values of α1 and α3, respectively. It shows that HDC is highly dependent on the injected calibration sequence, and the periodic gray code, which satisfies Equations 5, 6, and 7 every 8 cycles, can ensure a faster convergence time.
IV. CONCLUSION
In this paper, we propose the injection of a periodic 3-bit gray code sequence instead of the injection of 3 pseudorandom numbers for harmonic distortion correction to digitally calibrate an 8-bit delay line ADC. In our simulation results, the SNDR is significantly improved from 25.6 dB to 42.5 dB in a calibration time of 13.5 milliseconds, compared to 860 milliseconds of the pseudorandom numbers injection. Also, the SNDR converges to 41.6 dB after averaging 2 24 samples, compared to 2 37 samples needed by the pseudorandom numbers injection. It shows that HDC with the injection of a periodic gray code can more efficiently remove the distortion/error of an 8-bit delay line ADC than HDC with the injection of pseudorandom numbers.
